Welcome to CET 4805 – Component and Subsystem Design II

This is the course website where you will find information such as the syllabus, labs, materials and final projects.

Course Objectives: 

Student should be able to
i. construct combination circuits with discrete gates and sequential circuits using flip-flops.
ii. construct digital circuits with digital components such as shift-register, counter, memory, and  ALU.
iii. design and analyze digital systems using a hardware description language, VHDL.
iv. develop and simulate register-level models of digital systems.
v. prototype designs with programmable logic including FPGAs.

 

1 thought on “Welcome to CET 4805 – Component and Subsystem Design II

Leave a Reply

Your email address will not be published. Required fields are marked *