

Explore Switches, Lights, and 7-Segments on DE2

The purpose of this exercise is to learn how to connect simple input and output devices to an FPGA chip and implement a circuit that uses these devices. We will use the switches *SW17–0* on the DE2 board as inputs to the circuit. We will use light emitting diodes (LEDs).

The DE2 board provides 18 toggle switches, called *SW17–0*, that can be used as inputs to a circuit, and 18 red lights, called *LEDR17–0*, that can be used to display output values. Figure 1 shows a simple VHDL entity that uses these switches and shows their states on the LEDs. Since there are 18 switches and lights it is convenient to represent them as arrays in the VHDL code, as shown. We have used a single assignment statement for all 18 *LEDR* outputs, which is equivalent to the individual assignments

```
LEDR(17) <= SW(17);
LEDR(16) <= SW(16);
.....
LEDR(0) <= SW(0);
```

The DE2 board has hardwired connections between its FPGA chip and the switches and lights. To use *SW17–0* and *LEDR17–0* it is necessary to include in your Quartus II project the correct pin assignments.

For example, the manual specifies that *SW0* is connected to the FPGA pin *N25* and *LEDR0* is connected to pin *AE23* (refer to the pin assignments *DE2 pin assignments.csv*).

The following file uses the names *SW[0] ... SW[17]* and *LEDR[0] ... LEDR[17]* for the switches and lights,

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  -- Simple module that connects the SW switches to the LEDR lights
5  ENTITY Lab1 IS
6      PORT ( SW      : IN    STD_LOGIC_VECTOR(17 DOWNTO 0);
7            LEDR    : OUT   STD_LOGIC_VECTOR(17 DOWNTO 0)); -- red
8      LEDs
9  END Lab1;
10
11 ARCHITECTURE Arc_Lab1 OF Lab1 IS
12 BEGIN
13     LEDR <= SW;
14 END Arc_Lab1;
```

-- LEDR <= SW; -- vector assignment

For line 12, you can replace *LEDR <= SW* with
LEDR(0) <= SW(0);

							6
							7
							8
							9
							F
							p
							g
							A

For your report:

The problem written in English

The flowchart to solve the problem

The design entry included (VHDL)

The pin assignment- assigning the circuit inputs and outputs to specific pins on the FPGA

The configuration for the FPGA Device (JTAG)

The test table you designed to record and verify the designed circuit on hardware

The conclusion