



## Introduction to Embedded Systems Design on FPGAs

Embedded system often refers to the non-PC systems which combines hardware and software design. The development of FPGA technology brings advantages to the embedded system in size, cost and performance. It is a hot application field which merges logic design and processor-based hardware development in a single or few chips solution. The merge of field programmable gate array (FPGA) technology and embedded system design have great influence on the traditional design methodology.



\* Dashed lines are outputs from neighboring logic blocks which are not shown

An FPGA consists of an array of programmable logic blocks interconnected by programmable routing resources.



FPGA design flow


Development Board	Device Family	Package	Pin Count	Setting
Arria GX Development Board	Arria GX	FBGA	780	EP1AGX60DF780C6
Stratix III Development Board	Stratix III	FBGA	1,152	EP3SL150F1152C3
Cyclone III Starter Board	Cyclone III	FBGA	324	EP3C25F324C8
Cyclone III Development Board	Cyclone III	FBGA	780	EP3C120F780C7

## Hands-on: FPGA design and run it on a FPGA development board

Implement a simple Boolean Equation  $X=AB+CD$ , and illustrate the steps involved to *design, simulate, and program a FPGA* using Altera's Quartus' II software.


A. Create a new project:

1) Create a new project:




2) Fill a name and top-level entity for the project.


Select path C:\My Documents\workshop, name your project "IntroFPGA"




3) Press Next



- 4) Select Cyclone II family, and choose EP2C35F672C6 which is the FPGA used on Altera's DE2 board




- 5) Press Next and click Finish




## B. Block Design File (bdf format)


- 1) Choose New from File menu




## 2) Highlight a new Block Diagram File




## 3) Choose Save As




## 4) Enter the file name of IntroFPGA and press Save




### 5) Right click the mouse in the empty workspace




### 6) Insert -> Symbol of and2 (2 input AND logic gate)




### 7) Assign the name "LogicGate1" to and2 gate







7) Repeat steps of 5) and 6) and insert a symbol and2  
Assign the name “LogicGate2” to and2





8) Insert -> Symbol or2 (LogicGate3) and assign the name






9) Make wire connection and insert input/output pin to implement  $X=AB + CD$ . The bdf workspace now has gates of AND and OR, and 4 input pins and 1 output pin. Then make circuit connections.




## 10) Change input and output terminal name to A, B, C, D, and X, respectively.




## C. Compiling the project

### 1) Choose Processing -> Start Compilation




### 2) Message indicated no error







## D. Create a Vector Waveform File (vwf) to simulate the design

1) Choose File -> New -> Other Files -> Vector Waveform File -> OK







2) Save the vector waveform file (vwf) as IntroFPGA. Check the box of Add file to current project







### 3) Build the simulation file (vwf) with ending time of 20 $\mu$ s and grid size of 1 $\mu$ s






#### 4) View -> Fit in Window







6) Add inputs and outputs to the waveform (vwf)  
Right click and select Insert Node or Bus




7) Click Node Finder




## 6) Choose Filter: Design Entry (All Name)




## 7) Select inputs/outputs names from Node Finder screen to the right side and click OK




## 8) Highlight the input A, choose Edit =>Value =>Clock. Enter a period of 2μs, press Ok






- 9) Highlight the input B, choose Edit =>Value =>Clock. Enter a period of 4 $\mu$ s, press OK
- 10) Highlight the input C, choose Edit =>Value =>Clock. Enter a period of 8 $\mu$ s, press Ok
- 11) Highlight the input D, choose Edit =>Value =>Clock. Enter a period of 16 $\mu$ s, press Ok
- 12) Choose File => Save as IntroFPGA.vwf file




## E. Perform a simulation of the X-output

- 1) Choose Processing => Start Simulation



2) Show the results of the simulation for the Boolean equation  $X = AB+CD$




F. Programming the FPGA using the Altera DE2 Programmer Board (hardware configuration)


1) Connect SW0, SW1, SW2, SW3 and LEDG0 to the associated pin number

Input Switch		Output LED Bank 1	
Switch Number	Pin Number	LED Number	Pin Number
SW0 (A)	PIN_N25	LEDG0 (X)	PIN_AE22
SW1 (B)	PIN_N26		
SW2 (C)	PIN_P25		
SW3 (D)	PIN_AE14		


2) Assign specific pin numbers in the IntroFPGA for connecting to the DE2 board  
Choose Assignment -> Pins from the assignment Editor screen




3) Choose File -> Save Project.  
The bdf file showing the pin assignments



4) Choose Processing -> Compilation.  
After the compilation is successful, press OK




5) JTAG Programming and Configuring the FPGA Device. The FPGA device must be programmed and configured to implement the designed circuit.  
i) Flip the RUN/PROG switch of DE2 development into the RUN position (default)  
ii) Choose Tools-> Programmer.







- iii) Click Hardware Setup -> Select Add Hardware
- iv) Choose USB-Blaster (Hardware type) press Close



- v) Make sure Program/Configure check box



- 6) Download the embedded system design to Altera EP2C35F672C6. Press Start for starting the programming process until progress 100%




G. Test the download design ( $X = AB + CD$ ) to the FPGA chip by combinations of input levels and observation of the output responds

Truth Table for Testing the FPGA program for $X= AB+CD$				
A (SW0)	B (SW1)	C (SW2)	D (SW3)	X(LED)
0 (DOWN)	0 (DOWN)	0 (DOWN)	0 (DOWN)	0 (Led off)
0 (DOWN)	0 (DOWN)	0 (DOWN)	1 (DOWN)	0 (Led off)
0 (DOWN)	0 (DOWN)	1 (UP)	0 (DOWN)	0 (Led off)
0 (DOWN)	0 (DOWN)	1 (UP)	1 (UP)	<b>1 (Led on)</b>
0 (DOWN)	1 (UP)	0 (DOWN)	0 (DOWN)	0 (Led off)
0 (DOWN)	1 (UP)	0 (DOWN)	1 (UP)	0 (Led off)
0 (DOWN)	1 (UP)	1 (UP)	0 (DOWN)	0 (Led off)
0 (DOWN)	1 (UP)	1 (UP)	1 (UP)	<b>1 (Led on)</b>
1 (UP)	0 (DOWN)	0 (DOWN)	0 (DOWN)	0 (Led off)
1 (UP)	0 (DOWN)	0 (DOWN)	1 (UP)	0 (Led off)
1 (UP)	0 (DOWN)	1 (UP)	0 (DOWN)	0 (Led off)
1 (UP)	0 (DOWN)	1 (UP)	1 (UP)	<b>1 (Led on)</b>
1 (UP)	1 (UP)	0 (DOWN)	0 (DOWN)	<b>1 (Led on)</b>
1 (UP)	1 (UP)	0 (DOWN)	1 (UP)	<b>1 (Led on)</b>
1 (UP)	1 (UP)	1 (UP)	0 (DOWN)	<b>1 (Led on)</b>
1 (UP)	1 (UP)	1 (UP)	1 (UP)	<b>1 (Led on)</b>


### H. Your turn – Practice

Follow the steps to update your design by adding four buffers. Design and test the logic to implement the circuit shown in the figure bellow.

1) Work on the design entry IntroFPGA.bdf and insert buffers to your design



- 2) Insert output pins and update the names of outputs: LEDR0, LEDR1, LEDR2, and LEDR3



- 3) Save your file and Compile your design and see if any error
- 4) Update Pin Planner and configuration to make connection between logic pins to associated FPGA pins.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
1 A	Input	PIN_N25	5	B5_N1	3.3-V LVTTL (default)	
2 B	Input	PIN_N26	5	B5_N1	3.3-V LVTTL (default)	
3 C	Input	PIN_P25	6	B6_N0	3.3-V LVTTL (default)	
4 D	Input	PIN_AE14	7	B7_N1	3.3-V LVTTL (default)	
5 LEDR0	Output	PIN_AE13	7	B7_N0	3.3-V LVTTL (default)	
6 LEDR1	Output	PIN_AF23	7	B7_N0	3.3-V LVTTL (default)	
7 LEDR2	Output	PIN_AE21	7	B7_N0	3.3-V LVTTL (default)	
8 LEDR3	Output	PIN_AE22	7	B7_N0	3.3-V LVTTL (default)	
9 X	Output	PIN_AE22	7	B7_N0	3.3-V LVTTL (default)	
<-new node-->						

- 5) Compile your design with FPGA device hardware
- 6) Download the design to FPGA IC. Observe the output LEDs and inputs Switches
- 7) Explore different led lights by your own.

Signal Name	FPGA Pin No.	Description
SW[0]	PIN_N25	Toggle Switch[0]
SW[1]	PIN_N26	Toggle Switch[1]
SW[2]	PIN_P25	Toggle Switch[2]
SW[3]	PIN_AE14	Toggle Switch[3]
SW[4]	PIN_AF14	Toggle Switch[4]
SW[5]	PIN_AD13	Toggle Switch[5]
SW[6]	PIN_AC13	Toggle Switch[6]
SW[7]	PIN_C13	Toggle Switch[7]
SW[8]	PIN_B13	Toggle Switch[8]
SW[9]	PIN_A13	Toggle Switch[9]
SW[10]	PIN_N1	Toggle Switch[10]
SW[11]	PIN_P1	Toggle Switch[11]
SW[12]	PIN_P2	Toggle Switch[12]
SW[13]	PIN_T7	Toggle Switch[13]
SW[14]	PIN_U3	Toggle Switch[14]
SW[15]	PIN_U4	Toggle Switch[15]
SW[16]	PIN_V1	Toggle Switch[16]
SW[17]	PIN_V2	Toggle Switch[17]
LEDR[0]	PIN_AE23	LED Red[0]
LEDR[1]	PIN_AF23	LED Red[1]
LEDR[2]	PIN_AB21	LED Red[2]
LEDR[3]	PIN_AC22	LED Red[3]
LEDR[4]	PIN_AD22	LED Red[4]
LEDR[5]	PIN_AD23	LED Red[5]
LEDR[6]	PIN_AD21	LED Red[6]
LEDR[7]	PIN_AC21	LED Red[7]
LEDR[8]	PIN_AA14	LED Red[8]
LEDR[9]	PIN_Y13	LED Red[9]
LEDR[10]	PIN_AA13	LED Red[10]
LEDR[11]	PIN_AC14	LED Red[11]
LEDR[12]	PIN_AD15	LED Red[12]
LEDR[13]	PIN_AE15	LED Red[13]
LEDR[14]	PIN_AF13	LED Red[14]
LEDR[15]	PIN_AE13	LED Red[15]
LEDR[16]	PIN_AE12	LED Red[16]
LEDR[17]	PIN_AD12	LED Red[17]
LEDG[0]	PIN_AE22	LED Green[0]
LEDG[1]	PIN_AF22	LED Green[1]
LEDG[2]	PIN_W19	LED Green[2]
LEDG[3]	PIN_V18	LED Green[3]
LEDG[4]	PIN_U18	LED Green[4]
LEDG[5]	PIN_U17	LED Green[5]
LEDG[6]	PIN_AA20	LED Green[6]
LEDG[7]	PIN_Y18	LED Green[7]
LEDG[8]	PIN_Y12	LED Green[8]